Abstract-The cause of over-erasure in a two-bit nitride storage Flash memory cell is investigated. Extra positive charges accumulated above the n + junction and channel-shortening enhanced drain-induced barrier lowering effect are found to be responsible for threshold voltage ( ) lowering in an over-erased cell. A modified erase scheme is proposed to resolve this issue. By applying a source voltage during erase, the erase speed can be well controlled for cells with different channel lengths and a wide range of program-state distribution, which will reduce overerasure significantly.
I. INTRODUCTION
N ITRIDE-BASED localized trapping storage Flash memory cells [1] - [4] have been demonstrated to be a promising candidate for nanoscale Flash memories because of their simple process, smaller bit size, and absence of floating-gate coupling effect. In spite of its many advantages, reliability issues including overerasure, high-state charge loss, and low-state charge gain [4] - [7] are shown to be limiting factors for device scaling. Overerasure of conventional floating-gate memory cells has been studied for a long time. It comes from a fast-erased cell, whose erase speed is increased by intrinsic oxide trap/defect enhanced electron tunneling during erase operation [9] - [12] . Nitride storage memory is demonstrated to have good immunity to intrinsic oxide defects [1] , [2] . However, overerasure is still observed [4] , [7] . In this paper, the dominant mechanism of lowering in an over-erased nitride Flash cell is proposed, which is completely different from the mechanism in a conventional floating-gate memory. Besides, a novel erase scheme is proposed to suppress the overerasure.
The samples used in this work are n-channel MOSFETs with an oxide-nitride-oxide (ONO) gate dielectric stack (Fig. 1) . The thickness of each ONO layer is 9 (top oxide), 6 (nitride), and 6 nm (bottom oxide). The gate length ranges from 0.3 to 0.35 m. The program is done by channel hot electron injection ( V, V, and V for the bit at the drain side) while erase is done by band-to-band hot hole injection ( V, V, and V for the bit at the drain side). The read operation is performed by a reverse read scheme to realize two-bit storage ( V, V, and V to read the bit at drain side). The cells are arranged in a virtual ground array [1] . To simplify the experiments, a 1-bit-per-cell operation is performed and the results are applicable to 2 bits per cell as well.
II. ERASE BEHAVIOR AND CHARGE PROFILING
IN A SCALED MEMORY CELL Fig. 1 shows the erase speed dependence on channel length. Shorter channel length ( m) shows faster erase speed than the longer one ( m) under the same erase voltages ( V, V, V). Accordingly, if process-induced channel length variation and sector operation architecture are taken into consideration, a large erase speed variation is expected, and a wide-erased distribution results (see Fig. 1 , of 0.3 to 0.35 m is used to emulate 10% process variation during mass production for a target channel length of 0.33 m). Large array leakage current is often caused by the over-erased cell, which will cause read error and program failure in a memory array. The charge pumping technique is utilized to profile the charge distribution [8] , [13] (see Fig. 2 ). A tail of charge pumping current ( ) in the ranged from to 1 V is observed in both long-(0.35 m) and short-(0.3 m) channel devices. Two devices show similar hole accumulation and distribution, which results in the same amount of channel shortening (the drawings in Fig. 1) . Besides, the measured at V in both of the two devices is around 2 V, while the difference of the two device's measured at V is more than from the experimental data from this figure with calculations [8] , [13] , although only raw data with qualitative analysis are provided here. 1 V. In long-channel devices, a little channel shortening will not affect the much. However, channel shortening combined with the drain-induced barrier lowering (DIBL) effect in shortchannel devices should dominate reduction and overerasure.
III. MODIFIED ERASE SCHEME TO SUPPRESS OVERERASURE Fig. 3 shows the source bias ( ) effect on erase speed of different gate lengths. The erase speed of a short-channel device shows a large dependence on , while has no effect on the erase speed of a long-channel device. In a short-channel device, affects the electrical field at the drain side (hole injection side) significantly due to a shorter channel length. Higher will reduce the lateral field at the drain side, thus reducing the hot hole injection efficiency. In contrast, in a long-channel device, hardly affects the potential at the drain side and the erase speed has no dependence on . Fig. 2 also shows the charge pumping current of an erased state by using the erase scheme with an applied of 1 V. Less hole accumulation compared to the conventional scheme is observed in the short-channel device, while the longer one shows similar hole density at V and V. Accordingly, optimized can reduce hole accumulation and overerasure in a short-channel device and, thus, alleviate the channel length deviation-induced erase speed variation. The impact of program-state on erase speed is shown in Fig. 4 . Two programmed 's of 3.3 and 4 V are used to emulate the high and low bound of a distribution of 0.7 V in a memory array. As shown in the figure, both long-and short-channel devices with both high and low programmed are erased and converged to about the same low . The erase speed variation and overerasure induced by programmed distribution and process variation can be suppressed by applying an optimized source bias (e.g., is 1 V in our test sample). According to these results, the modified erase scheme is recommended here for a scaled nitride storage memory. With an erase bias of negative and positive , small is applied to control the erase speed for various channel lengths. An erase verify step is also needed to make sure if the cells have reached the desired level and to realize a tight erased distribution.
IV. CONCLUSIONS
The DIBL, sector operation, and process variation will result in erase speed variation, which is the dominant cause of overerasure. A large erase speed dependence on source bias is observed in a shorter channel device, which can be utilized to modulate the erase speed. Despite a wide programmed distribution and channel length variation, the final erased is converged to the same voltage by applying a suitable erase source voltage.
